Abstract-We demonstrate low-temperature processed and high-gain unipolar inverters operating at voltages as low as V D = 1 V. A maximum gain for a two-transistor unipolar inverter of 153 was achieved at V D = 5 V with the advantage of using a solution-based n-type semiconductor and an entire fabrication process below 150°C. We evaluate the impact of the gate dielectric thickness on the main thin-film transistor (TFT) parameters and operation voltage. In addition, we compare the conventional MOSFET square-law model indistinctly used in TFTs with a model specifically developed for TFTs. We demonstrate a methodology to model the TFT electrical characteristics and use the extracted parameters in SPICE simulations to evaluate different inverter configurations. Finally, we validate the SPICE simulations with our experiential results.
I. INTRODUCTION

I
N RECENT years, the deposition of novel thin-film materials alternative to amorphous and polycrystalline silicon has attracted attention due to the potential use in low-cost methods to fabricate low-voltage and highperformance thin-film transistors (TFTs) for circuits [1] - [13] . Among semiconductor deposition techniques, solution-based methods offer compatibility with a wide variety of substrates, including large area and flexible, meeting the requirements of low-cost, low-temperature, and simple processing [2] , [3] , [12] . Despite these advantages, one of the main challenges of solution-based semiconductors is the ability to obtain high-mobility thin films for TFTs implemented in circuits comparable to those obtained from vacuum-based deposition methods, such as sputtered Indium-gallium-zincoxide with mobilities higher than 1 cm 2 /V-s for single gate TFTs [4] and up to 30 cm 2 /V-s when using dual gate TFT configurations [13] . In fact, there have been no reports on the existing solution-based TFT process/structure to obtain unipolar inverters with performances comparable to those obtained in thin-film complementary structures.
For a typical two-transistor (2T) configuration, the highest inverter gains reported for thin films have been mainly obtained for complementary structures using organic materials in both n-and p-type TFTs [1] , [2] or using a hybrid organic/inorganic approach [4] - [6] . Other inverter circuits using unipolar TFTs have also been reported using organic [7] - [9] and inorganic materials [10] , [11] . Although unipolar inverter circuits are in principle, a simpler structure than a complementary configuration, the required processes to obtain high-gain inverters are still complex, for example, using UV light treatments [7] , nanohybrid dielectrics [10] , high temperatures (>650°C) [11] , or novel circuit designs that require more than two transistors [8] , [9] .
Another problem researchers face when comparing inverter gains is the wide variety of operation voltages to bias the circuit. For instance, complementary inverter gains up to 380 at V D = 2 V have been demonstrated in [1] using thermally evaporated organic semiconductors. Kim et al. [4] demonstrated a gain of 165 at V D = 30 V for a complementary hybrid inverter. In [8] , inverter gains up to 6309 at V D = 20 V have been demonstrated for an inverter using a positivefeedback level shifter configuration. In terms of solution-based circuits, the maximum gain achieved was 95 at V D = 2.5 V, reported for a complementary structure in [2] . In order to compare these technologies in terms of the operation voltage and gain, it is necessary to define a figure of merit, relating the gain per applied voltage ratio (gain/V D ). Then, the maximum performance is not only dictated by the high gain, but also by the operation voltage. For example, although high gains of 380 at V D = 2 V and 165 at V D = 30 V were achieved for complementary technologies in [1] and [4] , respectively, the gain/V D ratios are very different with 190 and 5.5 V −1 . For solution-based inverters, the maximum gain/V D ratio reported was 38 V −1 for inkjet printed complementary organic semiconductors [2] . Lower gain/V D ratios of 5.1 and 11 V −1 have been obtained for unipolar 2T-based inverters using organic [7] and inorganic [10] materials, respectively.
In general, for traditional 2T inverter configurations, a common factor to obtain high inverter gain/V D ratios above 10 V −1 is the use of high-k [1] , [2] , [5] or thin gate dielectrics [6] , [10] with a pristine dielectric/semiconductor 0018-9383 © 2016 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. interface to reduce the TFT/inverter operation voltage, while maintaining high mobility (μ FET ) and small subthreshold slope values. However, a systematic study considering the dielectric/semiconductor interface and how it affects the TFT performance is still missing. Furthermore, most of the authors reporting novel materials and structures for TFTs extract the device parameters using models developed for crystalline silicon transistors that do not consider inherent effects to the TFT phenomena (i.e., an accumulation mode instead of an inversion mode, trap distribution in the bandgap, and so on). Therefore, some authors have proposed and developed other models more suitable for the nature of the TFT [14] - [17] .
In this paper, we present a systematic approach to obtain high-gain and low-power unipolar inverters using a solutionbased semiconductor [cadmium sulfide (CdS)] combined with a high-k gate dielectric (HfO 2 ) maintaining the entire fabrication process at 150°C. We fabricated metal-insulatormetal (MIM) structures to analyze different HfO 2 dielectric thicknesses. In addition, we demonstrate TFTs with high mobilities up to 11.8 cm 2 /V-s, small subthreshold swing (SS) below 200 mV/decade, and small threshold voltages (V T ) up to 0.4 V. We model and extract the TFT physical and electrical parameters that are used to simulate different inverter configurations in SPICE. Finally, we fabricate inverters with the gain/V D ratios up to 30.6 V −1 , which is the highest value reported for a unipolar 2T-based inverter configuration using the solution-based semiconductor. These inverters were also tested at even lower voltages up to 1 V to obtain the gains of 27.
II. EXPERIMENTAL PART MIM, TFTs, and inverters were fabricated on a Si/SiO 2 substrate utilizing a bottom gate and top source-drain contact configuration, as shown in Fig. 1 . The structures consist of a Cr/Au gate metal stack on the top of 500 nm of thermally grown SiO 2 . SiO 2 is used to provide a flat surface and isolate the substrate from the devices. This allows to avoid unwanted effects related to nonflat surfaces in the dielectric-semiconductor interface analysis. Then, HfO 2 gate dielectric was deposited by the atomic layer deposition at 100°C. Three dielectric thicknesses: 15, 30, and 90 nm were deposited. Then, 70 nm of CdS was deposited on the top of HfO 2 using the chemical bath deposition (CBD). This method consists of immersing the substrates in the chemical bath solution prepared by the sequential addition of 0.05-M CdCl 2 , 0.5-M Na 3 C 6 H 5 O 7 , 0.5-M KOH, and 0.5-M CS(NH 2 ) 2 in distilled water. The beaker with the solution was then immersed in a thermal bath with the temperature set to 70°C [12] . This deposition results in the CdS grain sizes of 50 nm in average [18] , [19] . After the semiconductor deposition, a hard-mask layer consisting of 500 nm of parylene-C was deposited at room temperature to protect CdS from the chemicals normally used during the photolithography process. The hard mask is patterned with O 2 using reactive ion etching, followed by the semiconductor etch using HCl. Parylene-C and CdS are also removed from the areas, where the MIM structure is formed [see Fig. 1(b) ]. Then, the gate dielectric is patterned by wet etching using Buffered oxide etch to create vias and access the gate metal. The next step is opening vias in the hard mask to access the semiconductor with the Al metal electrodes (100 nm). This same top Al layer serves as an interconnection level for the logic circuits. After this step TFTs, MIS structures and inverters are formed. Finally, devices were annealed at 150°C in forming gas. This annealing helps to decrease the contact resistance at the CdSAl interface due to oxygen reduction [18] . Similarly, defects at the dielectric-semiconductor interface are also reduced with annealing [19] , [20] . Electrical measurements were done in ambient conditions in the dark using a Keithley 4200 SCS and HP 4284 LCR system.
To evaluate the stability of the TFTs while being tested, we measured the devices in the following sequence: transfer curve in saturation (first cycle), output curve (second cycle), and again transfer curve in saturation (third cycle). We noted a V T shifting between the first and the third cycles; however, the transfer curves remained stable after the third cycle. Initial attempts to study the electrical stress in CdS/HfO 2 have been reported by our group only for 90-nm HfO 2 gate dielectric operating at 20 V [21] .
III. RESULTS AND DISCUSSION
A. MIM Capacitor and TFT Analysis
To determine the characteristics of the low-temperature HfO 2 and the proper operation voltage for TFTs, we characterized three different gate dielectric thicknesses: 15, 30, and 90 nm using MIM capacitors. HfO 2 parameters were calculated from current-voltage and capacitance-voltage (C-V ) measurements using squared geometries with dimensions 110 × 110 μm 2 . The average breakdown voltage (BV) for (at least three) devices with 15 nm was 9.5 V, corresponding to a critical electric field (CEF) of 6.3 MV/cm. For 30-nm capacitors, the average BV and the CEF were 17 V and 5.6 MV/cm, respectively. The expected BV for 90-nm HfO 2 was 45 V, however, the measurements were performed only up to 35 V, and the leakage current was always below 100 pA. C-V measurements were also performed on the same MIM structures to extract the dielectric constant for Fig. 2(a) shows the transfer curves in saturation for TFTs for each HfO 2 thickness. In order to avoid gate dielectric breakdown, devices with 15-nm HfO 2 were measured only up to 5 V; however, this maximum operation voltage is sufficient to turn-ON and OFF the transistor due to the low V T . To ensure the proper transistor operation with thicker gate dielectric films, the devices with 30 and 90 nm were measured up to 10 V. In general, as the HfO 2 thickness decreases, the transfer curves shifted toward the left of the graph, as a result of the lower V T for thinner gate dielectrics. Although gate leakage current increases as the dielectric becomes thinner, the leakage for 15-nm HfO 2 was always below 100 pA at the maximum operation voltage (5 V).
As an initial approximation and in order to be able to compare the results with other reports, μ FET and V T were calculated using (1) (square-law model) from the slope and the intersection of I 1/2 D versus V G transfer curves in saturation
where C i is the dielectric capacitance per unit area, L is the channel length, and W is the channel width. This is the method most commonly used among authors to report the electrical parameters of TFTs [1] - [7] , [9] , [10] , [12] , [18] , [22] , [23] . Table II shows the average of V T , V ON , μ FET , and SS for each dielectric condition before and after an initial stress.
As can be seen, the mobility increases as the dielectric thickness decreases, but the values before and after stress remained almost constant for each thickness condition. The dependence of mobility in terms of dielectric thickness indicates that a more pristine dielectric/semiconductor interface could be promoted by a better crystalline growth of CdS on the top of thinner and possibly less defective HfO 2 films, which directly impacts the conduction mechanism in CdS. After stress, the highest averaged mobility was 11.8 cm 2 /V-s for 15-nm HfO 2 thickness, and 0.5 cm 2 /V-s was obtained for TFTs with 90-nm HfO 2 . The shifting produced in the transfer curve [see Fig. 2(a) ] after stressing the devices clearly does not degrade the mobility but produces a larger V T shift as the dielectric becomes thicker, which is the result of fixed charge (Q ox ) in the dielectric. V T shifting was calculated from the difference between the third and the first cycles of the transfer curve measurement for each dielectric thickness condition. The largest shifting of 2.61 V was obtained for 90-nm HfO 2 , and indicating more negative oxide trapped charge is created in the bulk of the dielectric after the initial stress [21] . As the dielectric becomes thinner, the shifting decreases until it reaches a point where Q ox is no longer negative and becomes positive, producing a negative V T shifting for thinner dielectrics. Typically, Q ox can be determined, assuming the charge is at the semiconductor/dielectric interface using
where V FB represents the flat-band voltage (V FB ) shift due to charge injection. Since TFTs work in the accumulation mode, V FB determines the voltage at which the channel starts accumulating; therefore, we can consider V ON as the gate voltage corresponding to flat-band in the channel layer [24] , which corresponds to the onset where I D values start increasing exponentially. Then, V FB in (2) can be changed by V ON , and the change in dielectric trap density ( N ot ) due to the initial stress produced by the first and the second cycles can be calculated using
where q is the charge of the electron. Calculated values for N ot were 1.75×10 12 , −2.94 ×10 12 , and −5.89 × 10 12 cm −2 for 15, 30, and 90 nm, respectively. As can be seen, 15-nm HfO 2 results in the smallest N ot with an average V T of 0.4 V after the initial stress. Negative shifting could be due to negative bias stress when applying negative voltage to the TFT during the measurements.
SS was obtained from the maximum slope from ∂ V G /∂ log I D before and after stress (see Table II ). We observed a very sharp SS of 84 and 87 mV/decade before stress for devices with 15-and 30-nm dielectric thicknesses, respectively, whereas for 90 nm, the SS was 120 mV/decade. After an initial stress, the SS for all the devices saturated to an average value of 154 mV/decade. This result indicates that all the devices after stress probably reached a steady interface trap density (D it ). Fig. 3(a) also shows the change in SS before and after stress ( SS). The change in the interface trap density ( D it ) can be related to the change in SS after the initial stress using
where kT is the thermal energy at 300 K. Calculated D it was 4.47 × 10 12 , 3.73 × 10 12 , and 5.52 × 10 12 cm −2 for 15-, 30-, and 90-nm gate dielectric, respectively. As can be seen, variation in D it is smaller than the variation of N ot as the dielectric becomes thinner; therefore, defects in the bulk of the dielectric play a primarily role in the instability of this TFTs.
From all the devices with different W/L ratios (W = 40, 80, and 160 μm and L = 20, 40, and 80 μm), we found a negligible variation of μ FET , V T , and V ON along the entire range of L, indicating that parasitic effects due to the geometry of the structure are small.
Overall, although the interface trap density D it for TFTs with 15-nm HfO 2 is larger compared with 30 nm, the low V T , high μ FET , small SS, and lower N ot for TFTs with 15-nm gate dielectric allow the operation of these devices in lowvoltage circuits biased even at V D below 1 V.
B. TFT Modeling and Parameter Extraction
Since (1) was developed for crystalline silicon MOSFETs, sometimes it does not accurately represent the behavior of a TFT, where the active layers are amorphous or polycrystalline materials working in an accumulation mode. Therefore, a circuit design is somehow difficult due to the lack of a TFT-oriented model that provides the required parameters to simulate each TFT condition (semiconductor, dielectric, structures, and so on) using EDA tools, such as SPICE.
To represent more accurately the behavior of the TFT, other models have been developed to describe the TFTs, considering the localized states in the bandgap, the contact resistance effects, and the phenomena related to the accumulation channel formed at the semiconductor-dielectric interface [15] , [16] , [24] - [27] . Nevertheless, these models are more complex than (1), and the parameter extraction could be time consuming due to the need of more sophisticated computational tools (software and hardware).
The unified model and parameter extraction model (UMEM) is an extraction parameter procedure developed for TFTs that relies on solving the integral function [27] . Then, the parameters are used in the universal charge control concept [28] that is available in the most of the SPICE versions [29] . This model considers that μ FET depends on the overdrive voltage as follows:
where μ 0 is the band mobility, μ FET0 is the value of mobility for low perpendicular and longitudinal electric field, (
is the overdrive voltage, and V AA and γ are the parameters related to the conduction mechanism that mainly depend on the density of states in the semiconductor [15] , [16] . Since μ 0 cannot be independently extracted from the model, μ FET0 is calculated assuming μ 0 = 1 and letting the term V γ AA adjusting the experimental value as (1/V γ AA ). UMEM has been used to describe organic and inorganic TFTs [15] , [16] , [27] . In addition, the model has been used previously by our group to evaluate hybrid complementary TFT inverters [30] and electrical bias stress on the CdS/HfO 2 TFTs [21] . Table III shows a summary of the extracted parameters for two TFTs with 15-and 30-nm HfO 2 . For devices with 90 nm, large instability effects during the measurements make the fitting complicated, if dynamic V T shifting is not incorporated in the model [21] . Fig. 3(a) shows the fitting between the modeled (parameters from Table III) and the experimental data for the output curve of a TFT with 15-nm HfO 2 .
μ FET at the maximum V G was 5 and 2.5 cm 2 /V-s for devices with 15-nm (V GMAX = 5 V) and 30-nm (V GMAX = 10 V) gate dielectrics, respectively. As can be seen, μ FET is smaller compared with the values calculated from (1) in the saturation regime for the same gate dielectric conditions (see Table II ). This indicates that using the typical square-law model, in principle developed for MOSFET, overestimates the real field effect mobility value, which assumes a conduction mechanism (definition of mobility) not necessarily accurate for this particular TFT system. On the contrary, the universal charge control concept used in the UMEM considers a more accurate definition of mobility and parameters related to the physics of the TFT, which makes it more appropriate to understand the behavior of the devices and how to optimize them. For example, smaller V AA and larger γ values for devices with 15-nm HfO2 indicate the lower density of states in CdS. This results from the hypothesis that the thinner HfO 2 films are less defective and, therefore, prone to create more pristine semiconductor-dielectric interfaces, producing a better quality semiconductor growth during the CBD, compared with CdS on the top of thicker HfO 2 films.
To validate our model, the extracted parameters from UMEM were used in SmartSPICE (SILVACO International) [29] into the RPI Amorphous-Si (a-Si) TFT Model (LEVEL 35). Since UMEM only contains a portion of the entire RPI a-Si model, more device-related parameters are required to accurately simulate the complex circuits in SPICE. However, parameters obtained from UMEM can be used as a first approximation to evaluate the static characteristics of the TFTs. For example, Fig. 3(a) also shows the SPICE simulation versus the experimental data of a TFT with the W/L ratio of 160/20. It is important to mention that although the parameters from Table III can be used directly in the simulations, a slight adjustment to some of the parameters is necessary to obtain the best fit with the experimental data. This SPICE model enables the possibility of simulating circuits for our CdS solution-based TFTs. Furthermore, this approach can also be used for other TFT systems and obtain a quick prediction of the circuit behavior.
C. SPICE Simulation for Inverter Design
We designed and simulated two of the most utilized 2T unipolar inverter configurations: active-load (AL) and zero-V GS (ZVG). Fig. 3 (b) (inset) shows the circuit diagrams of the two configurations, where the AL connects the gate of the load transistor to V D and ZVG connects the gate to V OUT [31] . Inverters were designed to operate at V D < 5 V using 15-nm HfO 2 gate dielectric with an inverter ratio ß ZVG = 10 and ß AL = 0.1 for a channel length technology of 20 μm (W Load = 400 μm and W Switch = 40 μm for ZVG and W Load = 40 μm and W Switch = 400 μm for AL). Fig. 3(b) (inset) shows the simulated voltage transfer curves (VTC) for both configurations biased at V D = 5 V and V D = 2 V. In both inverter configurations, the transition voltage can be manipulated with the dimensions of the load/switch transistors while approximately maintaining the same gain. Although the gain depends on the voltage step during the VTC measurement, it is clear that the higher gains can be obtained for ZVG inverters, and the maximum output voltage can be reached when V IN = 0 V. For the case of the AL inverter, the threshold voltage of the load TFT limits the maximum gain and restrains the maximum output voltage of the circuit to only 4 V, instead of 5 V. Furthermore, the higher gains in ZVG lead to higher noise-margin values, and consequently, the circuit is less sensitive to V T variations.
Since the threshold voltage of our CdS TFTs is <2 V, we expected to obtain functional inverters operating at bias voltages as low as V D = 2 V. However, Fig 3(b) (inset) shows that AL inverters with ß AL = 0.1 can operate at V D = 5 but barely reach V D /2 at V D = 2 V, whereas ZVG inverters can still operate at a wide range of biasing voltages using the same inverter ratio of ß ZVG = 10.
It is important to point out that all the simulations were done assuming an infinite load at the output of the circuit (10 20 ) , and the maximum output voltage of the inverters can be affected if this condition is not met experimentally. This effect may also impact the operation frequency response of the circuits [31] .
D. ZVG Inverters
ZVG inverters were fabricated using the structure shown in Fig. 1(c) and the dimensions proposed in Section III-C. Fig. 4(a) (inset) shows the VTC and gains of the inverters measured at five different bias voltages: 1, 2, 3, 4, and 5 V using 5-mV steps. We noticed that the experimental VTCs were slightly shifted to the right compared with the simulations. This could be the result of the V T shifting as the devices are being stressed. The maximum gain was calculated with the maximum slope achieved by −∂ V OUT /∂ V IN from the VTC. Fig. 4(b) and (c) shows the average and standard deviation (three inverters) of the maximum gain and gain/V D ratios for each bias condition, respectively. Inverters biased at V D = 2, 3, 4, and 5 V presented a gain/V D ratio above 20 V −1 . These values are higher than any 2T-based unipolar inverter reported in the literature [7] , [10] , and higher than most of the values obtained for more complex processes, such as complementary TFT structures [3] - [6] . We observed a maximum gain of 153 from an inverter biased at V D = 5 V, corresponding to a gain/V D ratio of 30.6 V −1 with the advantage of using the solution-based semiconductor deposition process. The transition point V D /2 of every inverter can be tuned by modifying the ratio ß. We show for the first time, a 2T-based unipolar inverter tested at V D = 1 V with a gain/V D of 27 (see Fig. 4 ). Circuits with supply voltages <3 V are desirable for portable applications, where extending the battery life is one of the main requirements.
IV. CONCLUSION
We demonstrated a methodology to design and fabricate the TFTs and the 2T-based unipolar inverters implemented with the solution-based n-type semiconductors on HfO 2 gate dielectrics. The entire fabrication process was kept below 150°C to make it compatible with large area and flexible electronics. Thinner gate dielectrics result in a pristine dielectricsemiconductor interface to increase mobility and decrease threshold voltage. In addition, we demonstrated a systematic methodology to extract and incorporate TFT parameters in SPICE simulations to design inverters. The ZVG configuration delivers higher gain than the AL configuration inverters, however, with small current capabilities. The inverters developed in this paper presented low operation voltages as low as V D = 1 V and the high gains up to 153 comparable to the ones obtained for complex complementary TFT technologies.
